BCH Decoder Last updated on Sep 20, 2019 Implemented a real-time trellis decoder for BCH codes using VHDL on Xilinx ISE and configured it on FPGA. Dedicated hardware was shown to achieve higher data rate compared to software implementation. others Sarthak Grover Computer Networks Researcher Network analysis researcher and security expert
